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This paper investigates the behaviour of a defective single-gate bilayer graphene transistor. Point defects
were introduced into pristine graphene crystal structure using a tightly focused helium ion beam. The
transfer characteristics of the exposed transistors were measured ex-situ for different defect concentra-
tions. The channel peak resistance increased with increasing defect concentration whilst the on–off ratio
showed a decreasing trend for both electrons and holes. To understand the electrical behaviour of the
transistors, a circuit model for bilayer graphene is developed which shows a very good agreement when
validated against experimental data. The model allowed parameter extraction of bilayer transistor and
can be implemented in circuit level simulators.
 2016 Elsevier Ltd. All rights reserved.
1. Introduction
The high electron mobility and saturation velocity in graphene
makes it suitable for analogue electronics applications despite the
lack of an energy band gap [1].
However, despite the absence of a bandgap in large scale gra-
phene, the long mean free path of electrons and the high carrier
mobility allows circuits to operate at high frequencies. Following
the achievement of impressive GHz cut-off frequency for graphene
transistors [2–4], a number of applications in RF electronics have
been reported which include frequency mixers and multipliers
[5–7] and oscillators [8]. Equally, a graphene based integrated cir-
cuit consisting of active and passive components in the signal
amplification, filtering and downconversion mixing units has been
demonstrated [9].
The mean free path is limited by the presence of charged impu-
rities (such as trapped charges in the underlying substrate), struc-
tural defects, corrugation, etc., which cause scattering of charge
carriers. Experimental evidence shows that pristine suspended gra-
phene has an exceptionally high carrier mobility as the substrate
effects are eliminated [10,11]. Although carrier transport proper-
ties in graphene are well understood, practical models which are
useful for circuit level simulation are still lacking. In this work,
we systematically investigate the transport characteristics of a
pristine bilayer graphene transistor subjected to a deliberate intro-
duction of point defects with precise defect concentration. We sub-
sequently derive a circuit model for the defective graphene
transistor which can be embedded in commercial circuit simula-
tors such as Pspice.
2. Graphene device fabrication
Our bilayer graphene exfoliated from graphite (NGS Natur-
graphit, GmbH) on a 300 nm-thick silicon oxide, which sits on a
highly doped silicon substrate. The bilayer nature of our graphene
flakes was determined using Raman spectroscopy and by measur-
ing the intensity of the green component (which allows the best
contrast relative to the SiO2 layer) in RGB images taken by an opti-
cal microscope [12]. The graphene channels were fabricated using
electron beam lithography and oxygen plasma etching. To contact
the BGFET channels, we used Au and Ti (95 nm/5 nm) to define
electrodes which were fabricated using electron beam lithography
and a liftoff process. The device principal is sketched in Fig. 1. Prior
to any electrical measurements using an Agilent B1500A Semicon-
ductor Device Analyser, the BGFETs were annealed at 350 C for
several hours to eliminate atmospheric contamination.
The irradiation with helium ions He+ was performed in high
vacuum inside a helium ion microscope (Zeiss Orion) [13–16].
The acceleration voltage used was 30 kV whilst the current was
kept at 1 pA. To avoid variations of contact resistance, contacts
were not exposed to the He+ beam and only graphene channels
were irradiated. This was possible by the high precision patterning
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offered by the helium ion microscope, with a He+ beam spot size of
0.7 nm. The channels were perfectly mapped using an embedded
pattern generator. The measurement were performed immediately
after each irradiation run. The channels were exposed to doses
of 1:5 1013 ion/cm2, 2:35 1013 ion/cm2 and 4:15 1013 ion/
cm2. The estimated defect concentration corresponding to these
doses are nd ¼ 6 1010 defect/cm2, 9:4 1010 defect/cm2 and
1:66 1011 defect/cm2 respectively [17,15].
3. Capacitance model
By taking into consideration the geometric structure of the
BGFET, a circuit-level schematic is shown in Fig. 2. Here, Ce is the
gate dielectric capacitance, Co is the interlayer capacitance, Cq is
the quantum capacitance, Rs is the contact resistance and Rq is
the off-current resistance. Although both contacts are expected
to have different resistances during conduction, for simplicity, an
equal resistance is used.
In this work, the graphene layers are identified based on their
proximity to the gate terminal. The layers are numbered in ascend-
ing order starting with the layer closest to the gate. On each layer a
quantum capacitance, Cq, is present, this is a measure of the energy
required to pump carriers into the channel [18]. Hence, it is a
derivative of the net charge in the channel to the potential of the
channel.
The varying quantum capacitance with surface potential is [19]
Cqvar ¼ q2 2p
qjusj
ðhv f Þ2
ð1Þ
where us is the potential difference between the channel and the
source terminal, Vs;v f is the Fermi velocity [20], electronic charge
q and the reduced Plank’s constant h. The bilayer transistor is mod-
elled as two single layers coupled together by capacitance Co. As
such Eq. (1) is applied to both layers of the transistor. At charge neu-
trality when the density of states vanishes, a minimum carrier den-
sity, n0, results in a capacitance
Cqmin ¼ q
2 ﬃﬃﬃﬃﬃn0pﬃﬃﬃ
p
p
hv f
ð2Þ
Published works report a minimum carrier sheet density in the
vicinity of 0:5 1012 cm2 at the Dirac point [21,2]. Hence, by
applying the Drude model, the quantum capacitance, Cq, takes into
consideration the capacitance due to both the minimum charge
and the induced charge into the channel [22,23]. Thus, Eqs. (1)
and (2) can be algebraically added to give
CqðusÞ ¼
C2qmin þ CqvarðusÞ2ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
CqvarðusÞ2 þ C2qmin
q ð3Þ
Since graphene transport is governed by charged impurities, the
Drude-Boltzmann model presents a good understanding of the
channel conductivity at high charge densities [24,25]. The Drude
model is used to evaluate the charge density in the channel using
the relation n ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
n20 þ n½Vg 2
q
, where n½Vg  is the charge density
due to the action of the gate potential and n0 takes into consider-
ation the residual charge in the channel at the Dirac point.
Since the transistor layout has only one gate, it will have only
one threshold voltage, Vo. From Eq. (4), this threshold voltage is
the gate potential at which the surface potential, us1 is zero.
Vgs  Vo ¼ us1
Co þ Ce þ Cq1
Ce
us2
Co
Ce
ð4Þ
The surface potentials of all layers are zero at the charge neu-
trality point, CNP. This implies that the threshold voltage cannot
be optimised [23,12]. Graphene FET threshold voltage is still
widely researched [26], whereby it has been reported that chemi-
cal doping of the graphene channel can result in a shift of the
threshold voltage [26].
As the action of the gate both electrostatically dopes the chan-
nel and modulates the doping intensity, both the surface potential
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Fig. 1. The sketch of the device showing the BGFET channel, the radiating focused
helium ion beam, the source, the drain and the dimensions of the channel. The
highly doped silicon substrate is used as a control gate. The inset shows various
transistors with different widths situated within the dashed area, and source and
drain contacts. The scale bar is 15 lm.
Fig. 2. Equivalent circuit-level diagram for a single gate graphene field effect
transistor. Where Rq is the off-current resistance, Rs is the contact resistance, Cq ;Co
and Ce are the quantum capacitance, the interlayer capacitance and the gate
capacitance respectively, us is the surface potential and Vs;Vg and Vd are the
source, gate and drain voltages respectively.
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and quantum capacitance of each of the layers has to be solved
self-consistently in computing us.
4. Carrier transport
The I–V characteristic of bilayer graphene has been reported to
have three regions [21,22]. For field effect transistors the gate
capacitance modulates the source potential barrier. As such the
net charge density is
QðxÞ ¼ CtopðVgs  VðxÞ  V0Þ ð5Þ
where VðxÞ is the channel potential at x. x is taken from the source
to the drain. Ctop is the effective capacitance between the gate and
the source.
Ctop ¼ CeCq1ðCo þ Cq2Þ þ CeCoCq2ðCe þ Cq1ÞðCo þ Cq2Þ þ CoCq2 ð6Þ
For clarity the capacitances will not be shown as a function
of us. The electric field between the source and the drain
drifts carriers between both terminals giving rise to drain current
[27,28]
Ids ¼ WQðxÞvEðxÞ ð7Þ
where W is the channel width and vEðxÞ is the carrier drift
velocity. Large electric fields between the drain and source
can be reached, resulting in the carriers attaining a saturation veloc-
ity. Hence, due to a field dependent mobility the drift velocity is
[29–32]
vE ¼ lE1þ ðlE=v satÞ ð8Þ
where E is the electric field between the source and drain, l is the
carrier mobility, v sat ¼ lEc is the saturation velocity, Ec is the critical
electric field.
Considering a series resistance, Rc , at both the source and drain
terminals, the electric potential in the channel is Vð0Þ ¼ IdsRc and
VðLÞ ¼ Vds  IdsRc for the source end and drain end respectively.
This makes the assumption that in Fig. 2 both series resistances
are equal [33].
By applying the above equations and using an electric field of
E ¼ dV=dx, the general current characteristics of this region is
Ids ¼
Wl
R VðLÞ
Vð0ÞCtopðVgs  Vo  VðxÞÞdV=dxR L
0 1þ lðdV=dxÞvsat
h i ð9Þ
where L is the length of the active area of the channel. The turning
point of the drain current with respect to the drain voltage defines
the beginning of the saturation region. At the turning point
dIds=dVds ¼ 0.
4.1. Surface potential
The surface potential of both layers are plotted for a sweep of
the gate voltage in Fig. 3 where a residual charge density of
0:5 1012 cm2 [21] is used.
From Eqs. (3), (4) and (6) the behaviour of the quantum capac-
itance for each of the layers and their respective surface potentials
is shown in Fig. 3. To accurately model the capacitance between Vg
and Vs the quantum capacitance has to be taken into consideration.
4.2. Transfer characteristics model
Furthermore, by solvin Eq. (9) the resulting drain current during
hole (sign above) and electron (sign below) conduction is [22]
Ids ¼ 14Rs
"
Vc  Vds  2c Vds2  Vov
 

ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
Vc þ Vds þ 2c Vds2  Vov
  2
 4VcVds
s 3
5 ð10Þ
where Vc ¼ Lvsat=l; c ¼Wv satCtopRs;Vov ¼ Vgs  Vo;v sat is the veloc-
ity saturation, l is the carrier mobility and Rs is the contact resis-
tance. The equation above approximates the carrier transport in
the channel when the doped charge density is by far greater than
the minimum charge density. Therefore, by fitting the experimental
data against the proposed model, information about the carrier
mobility (l) and the contact resistance for the on-current (Rs) can
be determined.
At charge neutrality, the conductivity, rn, calculated from Eq.
(10) tends to zero. To account for the drain current at the charge
neutrality point (CNP), a minimum conductivity, r0 is added to
rn as shown in Eq. (11).
Rtotal ¼ LW
1ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
r20 þ r2n
q ð11Þ
Conductivity at the charge neutrality point is determined by
scattering due to charged impurities, defects and dislocations in
the crystal lattice. The conductivity is calculated using the relation
[34–36]
r0 ¼ ð4q2Þ=h½nimp=ð5n0Þ þ g1 ð12Þ
where g is a constant parameter and has a value of 0.1 for low
impurity densities [34]. As the channel is bombarded with He+,
the transport characteristics changes, so does n0. Therefore, n0 is
determined using a linear equation of the form [35]
rn ¼ C nnimp

qþ rres ð13Þ
where rres is the residual conductivity and C is a constant. Using this
equation, rres is given as the point where the lines for both the hole
and electron conduction meet. Hence, n0 can be computed from the
expression rres ¼ qn0l.
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Fig. 3. Surface potential characteristics for both the first (solid line) and second
(dash line) layer against the gate voltage. Inset: (a) are the respective quantum
capacitances of both the first (solid line) and second (dash line) layer against the
gate voltage and (b) is the effective gate capacitance against the gate voltage.
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5. Experimental validation
Results of the measurements of the device shows an ambipolar
FET as illustrated by a good conduction of both holes and electrons
carriers. To extract the carrier mobility of the device, the experi-
mental data of the transfer characteristics is fitted with the pro-
posed model. Using a relative dielectric constant (j) of 3.9, for a
thickness of 300 nm of silicon dioxide, the device has a capacitance
of 11.5 nF/cm2 (The value of the gate capacitance is estimated
using the conventional capacitance equation, Ce ¼ j0=tox).
From Fig. 1, a portion of the gate lies underneath both the
source and drain contacts. Both contacts are identical with a length
of 0.5 lm. Titanium (Ti) metal exhibits a good adhesion to the gra-
phene channel and it has been widely used in graphene FET either
as the sole metal contact or as a part of a stack of metals [37,38].
In Fig. 4, The model shows a good agreement against experi-
mental data with a peak resistance, Rq ¼ 53:03 kX, Rs ¼ 300 X
and l = 38,700 cm2/Vs for hole conduction, and Rs ¼ 5:75 kX
and l = 26,680 cm2/Vs for electron conduction. Two lines are
extended from both modes of conduction and from Eq. (13), n0 
0:3 1011 cm2. Resulting in nimp of 1:0 1011 cm2. Reported
measurement using Raman data on graphene samples estimates
a charge impurity of 2:33 1011 cm2 [39]. The improvement in
nimp can be attributed to the absence of a dielectric above the gra-
phene channel. The estimated minimum charge density and
charged impurities indicates that the sample is clean. An Ion=Ioff
ratio of about 20 is achieved for hole conduction and a ratio of
about 3:7 is achieved for electron conduction. The off-current is
measured at Vgs ¼ 0 V while the on-current for hole and electron
conduction are measured at Vgs ¼ 10 V and Vgs ¼ 10 V respec-
tively. This voltage range is used in all test cases in computing
the on–off current. The higher on–off current ratio for hole conduc-
tion compared to electron conduction shows that the graphene
channel below the contacts are doped p-type. Therefore, for elec-
tron conduction, an additional contact resistance results due to a
more pronounced p–n junction formed underneath the contacts.
This is illustrated in the lower carrier mobility and higher contact
resistance for electron conduction as compared to hole conduction.
In Fig. 5, the FET is exposed to the first dose of He+ radiation
with an estimated defect density in the graphene channel of
6 1010 defect/cm2. The model shows a good fit against the exper-
imental data with a peak resistance, Rq ¼ 64:8 kX;Rs ¼ 390 X and
l = 32,300 cm2/Vs for hole conduction, and Rs ¼ 5:74 kX
and l = 36,900 cm2/Vs for electron conduction, with n0 of 0:24
1011 cm2 and nimp of 1:1 1011 cm2. An Ion=Ioff ratio of about 19
is achieved for hole conduction and a ratio of about 4.85 is
achieved for electron conduction.
Introducing defects in the channel increases scattering in the
channel and creates regions that are not modulated by the change
in the gate voltage. Thus, resulting in additional series resistance
and a reduction in both the on–off current ratio and carrier mobil-
ity. On the other hand, a high on–off current ratio and carrier
mobility observed for electron conduction results in a slightly
decreased in n0 while nimp remained unchanged. This implies that
the bombardment of the channel with He+ causes a strain in the
graphene channel, reducing the effective mass of electrons.
In the second dose of He+ radiation, a defect density of
9:4 1010 defect/cm2 is estimated in the channel. By fitting the
resulting experimental data against the proposed model as shown
in Fig. 6, a good agreement is achieved with a peak resistance,
Rq ¼ 75:6 kX, Rs ¼ 300 X and l ¼ 23;000 cm2/Vs for hole conduc-
tion, and Rs ¼ 11 kX and l ¼ 14;200 cm2/Vs for electron conduc-
-6 -4 -2 0 2 4 6
0
1
2
3
4
5
6
x 104
Vgs [V]
C
ha
nn
el
 R
es
is
ta
nc
e 
[ 
]
Experiment
5.48 104 Vgs + 6.17 10
4
- 2.41 104 Vgs + 5.71 10
4
Fig. 4. Transfer characteristics of the channel resistance against the gate voltage
without any exposure to He+ beam. The plot shows the experimental data (dash
lines) against the model (solid lines). The crossing of the lines for the hole and
electron conduction given by the expressions 5:48 104Vgs þ 6:17 104 and
2:41 104Vgs þ 5:71 104 defines the point of residual conductivity.
-10 -8 -6 -4 -2 0 2 4 6 8 10
0
1
2
3
4
5
6
7
x 104
Vgs [V]
C
ha
nn
el
 R
es
is
ta
nc
e 
[k
 
]
Experiment
5.24 104 Vgs + 7.08 10
4 - 4.76 104 Vgs + 6.93 10
4
Fig. 5. Transfer characteristics of the channel resistance against the gate voltage for
the first exposure of the channel to He+ beams. The plot shows the experimental
data (dash lines) against the model (solid lines). The crossing of the lines for the
hole and electron conduction given by the expressions 5:24 104Vgs þ 7:08 104
and 4:76 104Vgs þ 6:93 104 defines the point of residual conductivity.
-6 -4 -2 0 2 4 6 8
0
1
2
3
4
5
6
7
8
9 x 10
4
Vgs [V]
C
ha
nn
el
 R
es
is
ta
nc
e 
[ 
]
Experiment
- 3.57 104 Vgs + 8.36 10
4
4.71 104 Vgs + 8.48 10
4
Fig. 6. Transfer characteristics of the channel resistance against the gate voltage for
a second exposure of the channel to He+ beams. The plot shows the experimental
data (dash lines) against the model (solid lines). The crossing of the lines for the
hole and electron conduction given by the expressions 4:71 104Vgs þ 8:48 104
and 3:57 104Vgs þ 8:36 104 defines the point of residual conductivity.
36 I.J. Umoh et al. / Solid-State Electronics 119 (2016) 33–38
tion, with n0 of 0:3 1011 cm2 and nimp of 1:7 1011 cm2. An
Ion=Ioff ratio of about 15.8 is achieved for hole conduction and a
ratio of about 2.8 is achieved for electron conduction. A reduction
in the mobility compared to the first dose of He+ radiation shows
that effect due to scattering outweighs an improved mobility
resulting from strain. In both cases a increase in Rq is observed.
Fig. 7 shows the transfer characteristics of the BGFET when sub-
jected to a third dose of He+ radiation. The defect density in the
channel is estimated at 1:66 1011 defect/cm2. Here, the model
shows a good agreement against experimental data for a
peak resistance, Rq ¼ 145:2 kX, Rs ¼ 300 X and l ¼ 5000 cm2/Vs
for hole conduction, and Rs ¼ 16:7 kX and l ¼ 2800 cm2/Vs for
electron conduction, with n0 of 0:8 1011 cm2 and nimp of
8:7 1011 cm2. An Ion=Ioff ratio of about 7.25 is achieved for hole
conduction and a ratio of about 2.4 is achieved for electron
conduction.
By steadily increasing the number of exposures of the graphene
channel to He+ bombardment as shown in Fig. 8, there is an
increase in the peak resistance. The peak resistance shows a linear
relationship for the first two exposures and a much steeper slope
for the third exposure. Despite a steady increase in Rq, only after
the first exposure does the transistor show an improved transfer
characteristic suggesting the increase in Rq was due or a reduction
in the n0 and nimp. Although in the experimental data the Dirac
point is centred at Vgs ¼ 0, the Dirac point actually shifts on expo-
sure to He+ bombardment.
Graphene channel on SiO2 substrate have been reported to
show contaminated by beam-induced hydrocarbon deposition
[40,41]. Thus leaving residual conductivity after been etched by a
low dose of He+. The He+ bombardment on the graphene FET not
only breaks carbon bonds but also causes disorder in the gate
dielectric. As such an increase in Rq is measured for an increase
in the number of exposures. From Fig. 10, n0 is a function of the
Ion=Ioff ratio. A decrease in n0 after the first exposure despite nimp
being unchanged is as a result of an improved current ratio
observed for electron conduction. Measurements after the second
and third exposures show a decrease in both n0 and Ion=Ioff despite
a steady increase in off current resistance. A strongly degraded car-
rier mobility is responsible for the fall in the on–off current (see
inset in Fig. 8) and an increase in both n0 and nimp after the second
and third exposures as illustrated in Figs. 10 and 9.
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6. Conclusion
In this paper we presented the transfer characteristics of a
single-gate bilayer graphene FET with defects in the crystal lattice.
Point defects were introduced by exposing the channel to a helium
ion beam using a high precision He+ microscope. All measurements
were carried out ex-situ. To understand the behaviour of the
BGFETs, a model was developed to characterise the transistor
which shows a good agreement when validated against the exper-
imental data of the device transfer characteristics.
Prior to the introduction of defects, the charged impurity den-
sity value indicates that the fabricated samples are clean. After
the first exposure, the electron branch showed an improved on–
off current ratio while the hole branch remain relatively
unchanged and also with an unchanged charge impurity level.
The improved transfer characteristics results from a lower mini-
mum charge density. This phenomenon may be due to an increase
in the strain on the channel.
Subsequent exposure to He+ beam leads to a further increase in
the peak resistance, but unlike the first exposure, the transistor
shows a decrease in the carrier mobility and an increase in the con-
tact resistance. The impurity charge density increases from a clean
sample to a dirty sample after the third exposure.
The developed model allows various parameters extraction of
bilayer transistor and can be implemented in circuit level
simulators.
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